The general aspects of timing and synchronization in digital communications networks are reviewed. The properties of the links and nodes carrying and switching time-multiplexed digital signals determine the throughput and performance of a network.
I. INTRODUCTION Synchronization or timing in digital communications networks has a determining influence on the performance and the quality of the services offered by the network operator to his customers. It is therefore of general interest to review the evolution of synchronization techniques since May 1972 when the subject was previously reviewed in a special issue on Time and Frequency of the PROCEEDINGS [1] . Up to the early 1970's, the field of time and frequency metrology and that of digital communications networks were quite isolated from each other and had developed their own technical language dialects. The special issue of 1972 made the first attempts to bridge this gap. The progress towards more common views developed during the years thereafter, within the general framework of evolution towards integrated digital communication networks.
A recent review paper [2] in the April 1989 issue of the IEEE COMMUNICATIONS MAGAZINE, a special is sue on performance aspects of digital communication net works, illustrates the considerable progress made since 1972. Actually we find ourselves at a turn in the evolution of digital networks, characterized by the definition of a new synchronous digital hierarchy, called SDH by the International Consultative Committee on Telephony and Telegraphy (CCITT, a part of the International Telecommu nications Union, lTV). SDH is based on the Synchronous Optical Network (SONET) concept developed in the United States.
In this paper, the various aspects of timing and synchro nization in digital networks are described and discussed with the objective to address the widest possible audience. We attempt to cover all important questions, omitting technical details that can be found in the references. In Section II, the properties of the network elements are de scribed: the links over which the information is transmitted; the nodes where multiplexing, demultiplexing and switch ing is done; the hierarchies of time division multiplexing, and finally the continuity conditions of information flow. These relations show that a good timing system is a valuable asset in allowing the optimum use of the installed traffic capacity worth many billions of dollars.
Section III reviews the concepts of bit, time slot and frame synchronization and describes the principle of slip mechanisms allowed in the networks. In Section IV, tim ing network architectures proposed in the literature and those implemented in actual networks are discussed. In Section V, the types of equipment used for clock sig nal distribution in the networks, i.e., reference or master clocks, timing extraction circuits, frequency control loops for slave clocks, signal conditioning and distribution cir cuits, reliability assurance by means of redundancy, and monitoring/alarm systems. Section VI deals with some special cases such as timing problems, arising when satellite links are used, and synchronization in radio systems for spread-spectrum transmission.
Finally, Section VII summarizes the state of the art now attained and points towards possible and desirable future trends in the broad and intensive evolution foreseen as we approach the end of the second millennium.
II. NETWORKS: BASIC ELEMENTS
The basic elements of a network are its links and nodes ( Fig. 1) for whatever topology. We also have a kind of nodes on bus or ring structures where they usually are called taps or access points to which information processing devices are connected. We will see that such a simplified terminology is sufficient for our purpose, which is a dis cussion of physical phenomena, namely signal waveform functions processed in the network and having time as the independent variable. The links are the physical means to transport the digitized information from a terminal to a node and between nodes. We assume that no processing is done on a link except waveform restoration by means of regenerative repeaters, i.e., that all processing and handling of data is done in nodes or terminals. The development of high speed digital communication networks is a major subject of discussion among all parties concerned in communications, computer science, and related fields. This subject has recently been treated in the January 1990 issue of the PROCEEDINGS OF THE IEEE, in a special section edited by 1. Chlamtac.
[3]- [7] .
A. Links
Delay, distortion, and noise are the phenomena causing impairments of the signals and must be known in order to properly design the synchronization and timing in a digital communication network. The characteristics of a link differ according to the physical means used for signal transmission. Three main categories of transmission media can be distinguished: a) metallic wires or cables; b) optical fiber; c) radio transmission. The metallic transmission lines are subdivided into two types: symmetric pairs of wires used over relatively short distances in local telephone and data networks and the coaxial cables serving for wideband and older long distance trunk lines.
Optical fiber technology is now well established in medium and long distance trunk line transmission. The growth of fiber technology shows rapid and increasing penetration towards the periphery of the networks, its pace being determined mainly by economic considerations. Current trends indicate the arrival of "Fiber to the Home" 1020 (FITH) or at least "Fiber to the Curb" (FITC) already happening now at some places and becoming general in the coming years.
The propagation delay on metallic cable and optical fiber links depends on the temperature affecting char acteristic material parameters and on the cable design. It ranges between a few nanoseconds per kilometer and degrees Centigrade for paper insulated wire pairs and 30 -75 picoseconds per kilometer and degrees Centigrade for copper coaxial and optical fiber cables [8] . Depending on length, climate and conditions of cable layout, corre sponding daily and seasonal variations of the average delay are observed.
Radio links are characterized by the geometric delay and variations due to atmospheric and, in some cases, ionospheric effects. Point to point fixed microwave radio links show delay variations of less than 20 nanoseconds over three months as measured in Switzerland on a 670-km chain of TV program distribution links comprising 12 microwave link sections operating in the 7-GHz band [9] . These results include possible and not separable de lay variations occurring within the terminal and repeater equipment. In mobile and satellite links, the geometric delay variations due to the relative vehicle motion are dominant. The geostationary satellite links used for high capacity intercontinental trunk line transmission show a daily cycle of delay variation with an amplitude of less than 1 ms. Lower altitude orbiting satellites, aeronautical, and terrestrial mobile radio transmissions are special cases to be treated individually.
These delay variations occur at a relatively slow rate. Based on early observations of digital signal waveforms on oscilloscopes, the term "wander" has become common in the profession to describe such slow timing variations. Similarly, rapid variations due to distortion and noise are called "jitter." It has been agreed, in the CCITT and elsewhere, to call "wander" those variations which have their main spectral components below a Fourier frequency of 10 Hz, and to call "jitter" those observed above this somewhat arbitrary limit.
The links as defined above therefore mainly contribute to the "wander" [1 0]. The contribution to "jitter" is mainly due to the finite signal-to-noise ratio obtainable at the receiving end of the link. In the early times of pulse code modulated (PCM) signal transmission, this kind of "jitter" accumulation in a chain of digital regenerative repeaters has been an important subject of research and the theoretical predictions [11] were well confirmed by measurements [12] . Up to about 1975, PCM transmission was used almost exclusively on symmetric pair transmission lines in paper insulated cables, at the lowest level of the PCM hierarchy, i.e., T1 1544kb/s) in the U.S.A. and El (2048 kb/s) in Europe, over distances of less than 100 km. A hypothetical worst case example of remote clock frequency control over such a link has been discussed in [8] . It is only of historical interest today, after the general introduction of high speed, wideband transmission techniques. Now, the dominant con tribution to "jitter" originates in the multiplexers where the pulse stuffing methods play an important role in the synchronization process.
B. Nodes
The core function of a node is switching in a general sense, meaning that the incoming information is processed so that it is forwarded correctly to another node and finally to its ultimate destination. Using some imagination we may compare this operation to that of a railway switchyard where cargo trains arrive, are disassembled, and reassem bled into other trains, which then roll out towards various destinations. In reality however, electrical signals (voltages, currents, fields, and waves) are more flexible than railway carriages but invisible to the human eye.
Switching concepts are based on two main principles, each having its own origin in the history of electrical com munications. Circuit switching establishes a continuous bidirectional connection between subscriber terminals for the duration of the conversation or session. It appeared in history with the telephone network and its switchboard operators. The more recent techniques of Packet switching or message switching have an even older ancestor, the telegraph network. We indeed still find the structure of a message to be the same as that of a telegram: first comes a header indicating its origin, its destination, the date, and administrative information for routing, etc. Then comes the text and fi nally a signature indicating the end of the message. In packet communications, long messages are subdivided into packets of equal length, each packet having the basic structure of a telegram.
Both switching modes continue to bear characteristics of their respective historical origins: circuit switching derives from the public switched telephone network and packet switching was developed for data networks. The advent of electronic switching techniques also generated the ideas of integration. The first step was to try and use the same infrastructure for voice as well as for data communications, in view of the great economic potential of an integrated digital network (IDN). The next and logical step was to tend towards integration of several services at the customer interface, leading to the development of the integrated services digital network (ISDN), an enormous worldwide task coordinated by the CCnT.
In the literature on network design, we encounter tech nical concepts containing the words "synchronous" and "asynchronous." In the switching/multiplexing scene we find as examples the concepts of "synchronous transfer mode" (STM) and "asynchronous transfer mode" (ATM). STM is a technique used since the beginnings of time division multiplexing, e.g., the combination of 24 telephone circuits into a T1 PCM signal using the data channel bank mentioned in [1] . In synchronous equipment, all digital processing operations are controlled by a clock signal generated by one clock. STM is typical for traditional time division circuit switching exchanges. ATM is a relatively new concept [13] having its origin in packet switching techniques. Asynchronous messages are characterized by the fact that they may start and end at any time without
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relation to an imposed real time scale. The strength of synchronous modes is that they allow a highly efficient use of the installed processing capacity. The advantage of asyn chronous modes is their flexibility in the implementation of a broad range of services requiring a wide range of bit rates. ATM is therefore regarded as a promising approach in the development of the broad-band ISDN.
The message format in ATM is built upon fixed-length packets called "cells." Sequential cell processing in the network offers connections from terminal to terminal for data or for voice. Data traffic can be handled like that in a packet switched network whereas voice requires virtual circuit type connection. The price to be paid for the increased flexibility, especially in the introduction of new and not yet precisely defined services is higher complex ity in hardware and software. Great efforts in worldwide standardization are a necessary condition for the practical realization of the economies of scale offered by modern industrial technology.
C. Time Division Multiplexing: Hierarchies
Time-division multiplexers/demultiplexers (MUX/DE MUX, also called Muldex) installed at the input/output periphery of the nodes perform the task of transforming lower bit rate signals arriving in parallel at the mux-inputs into serial bit streams of a higher rate at the sending end of a broad-band link; the inverse is done at its receiving end. Standardized digital signal hierarchies have been developed during the years since the beginning of PCM transmission. Ta ble 1 shows the various hierarchical bit rate levels currently in use and under development, as defi ned in the CCITT Recommendations mentioned there. Traditionally, the basic bit rate for digitized voice transmission is 64 kb / s, generated by sampling the voice band signal (300-3400 Hz) 8000 times per second and coding each sample into an 8-b word. The now existing plesiochronous hierarchies have historical differences due to parallel and not simultaneous developments in the Bell System (also partially adopted in Japan) and in the European Post and Telecommunications Organization (Conference Europeenne des P & T, CEPT). The new Synchronous Digital Hierarchy SDH is based on the Synchronous Optical Network standard SONET proposed in 1985 to the U.S. T1 Committee by the Bell Communications Research Organization (Bellcore). In only four years of intense work between T1 and CCITT, a common international standard has been established [15] , which serves as a basis for the development of a worldwide broad-band digital network. There would be no problem at all for the timing in a digital network if all clocks (timing generators) and all path delays were perfectly stable. Then the clocks would only need an initial adjustment so that all would run at the same rate and the network would operate forever without errors due to timing faults. Real devices are not perfect, however, and thus we have to use the synchronization techniques in order to correct the deficiencies with the purpose of maintaining acceptable service quality at reasonable cost. The methods applicable for correcting signal transition time variations are to act In the higher order plesiochronous hierarchy levels, the bit rate of the multiplexed signal is set higher than the sum of the bit rates of the tributaries. This leaves room for the insertion of "stuffing" bits carrying no information. The technique called stuffing or justification allows error free multiplexing and demultiplexing of plesiochronous tributaries at the cost of some additional bandwidth re quired. In the SDH plesiochronous tributaries are time aligned by means of a similar but special technique called payload pointer adjustment, described in [15] - [17] . These alignment operations done on the high speed digital signals have the effect that the transmission system, i.e., the chain of the MUX-link-DEMUX acts like a fast dynamic buffer memory. The penalty to be paid for is the introduction of jitter and wander in the demultiplexed tributary signals. The original bit rate of each tributary is recovered only on the average. The spectral characteristics of these timing varia tions are important parameters for the design of optimum network synchronization systems.
D. Information Flow: Continuity and Integrity Conditions
The conditions for continuity and integrity of a net work can be stated as follows (Fig. 2) We now assume that the information generated by Ti is destined to the terminal Tj with which it is communicating over the network and which receives the information at a perhaps momentarily different rate R • Regardless of the J used switching mode (circuit, virtual circuit, or packet), the following continuity condition must be satisfied over some time average:
Equation (1) can be verified by discussing possible vio lations: if Ri > Rj, then after some time and somewhere along the path through the network a buffer will overflow. Thus bits will be lost, errors occur, and the service quality is impaired. If Ri < Rj, then after some time a buffer will be empty. There can be a pause in the bit flow, repetitions of groups of bits or other types of irrelevant information generated in the network and set to the receiving terminal. The continuity condition (1) is quantitative in a statistical sense and should not be taken in a rigid, deterministic way.
The Integrity condition is more qualitative but also easy to understand: first we require not only a minimum oc currence of errors but also bit sequence integrity, i.e., the sequence of information blocks should arrive at the receiving terminal in the same order in which it was sent from the originator terminal. The requirement applies to all kinds of information, i.e., digitized voice, music, video or data. Another service quality attribute is that only the information relevant to the user should appear at his receiving terminal. There is information irrelevant to the user but relevant to the network operation and vice versa. Both should be kept within the domains where they belong.
III. SYNCHRONIZATION CONCEPTS

A. Bit and Frame Synchronization
In digital electronic circuits, the changes of logic states take place at the instants of the clock timing wave transitions. The purpose of bit synchronization is to make sure that the close transitions occur only at times when the logic states (e.g., in a flip-flop circuit) are defined and stable. This is a necessary requirement for error-free logic operations. Then, and only then, the next step, called frame synchronization becomes feasible. This is the detection of the beginning of a multiplex frame, which is needed for the identification of the time slots carrying the information that is to be demultiplexed. Asynchronous signals transmitted in burst modes usually start with synchronization preambles enabling the bit synchronization for the duration of the burst.
For many engineers, especially in the field of digital communications, the term synchronization is used in a somewhat restricted sense, meaning only the acquisition and tracking of the clock in a receiver, with reference to periodic timing information contained in the received signal. A network comprises many such synchronization devices which have to interact for establishing and main taining timing and frequency control of all clocks in the network within the accuracy limits and with the reliability required for acceptable service quality at all levels [18] .
B. Slip Mechanisms
It has been mentioned before that, in addition to clock frequency control, intermediate storage in buffer memories is necessary in order to absorb "wander" and "jitter" generated in the transmission and switching systems. Buffer memories are not only used for synchronous multiplexing, but also at the inputs of time division switches as frame aligners necessary to perform error-free switching. Such a buffer operates like a first in-first out (FIFO) register. The input is written at the rate of the incoming bit stream and read out at the rate of the local node clock. The buffer will become empty after some time if the local clock runs fast with respect to the input rate. Then, stored data will be read twice. If the local clock runs slow, then the buffer will overflow and stored data is lost. In switched PCM networks, the buffer controls are organized to perform controlled octet slips, i.e., repetition or deletion of entire 8-b words. A detailed quantitative discussion of the relations between clock performance, buffer size, and mean time between slips in circuit switched systems at the 64 kb/s level can be found in [14] . The mean time between slips and its inverse, the mean slip rate, are important network performance characteristics. For a given maximum variation between input and local timing, the mean time between slips is proportional to the buffer size. Also proportional, however, is the delay introduced by the buffer storage. Therefore, in forder to limit the slip rate to below a required level, we can either tolerate large clock variations and wander with corresponding long transmission delays or improve clock and delay stability resulting in less accumulated delay. In telephony, delays exceeding 100 ms cause problems in echo suppression. In data communications, excessive delay decreases the effective throughput when messages are to be repeated after nonacknowledgment caused by transmission errors. The trend in the development of network timing therefore has always been to improve clock performance.
IV. TIMING NETWORK ARCHITECfURES
Three ways to organize an architecture for achieving timing and synchronization in a network can be considered:
, Plesiochronous, i.e., all clocks run free without exter nal frequency control;
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• Master-slave;
• Mutual synchronization. In the early period of digital network research and development, between about 1960 and 1972, proposals of mutually synchronized clock oscillators dominated the literature [19] - [23] . It is a very appealing idea to image a kind of democratic ensemble comprising a large number of simple and inexpensive clock oscillators. Their frequen cies are to be controlled by means of phase-locked loop techniques taking the references from many neighbors. If the network dynamics can be modeled by a system of linear differential equations then the frequencies of all clocks converge towards some weighted average value. Unfortunately, the assumption of linearity is not true for all possible conditions of operation with real devices. Great efforts have been made for over twenty years in theoretical research on models and analysis of mutual synchronization with comparisons of relative advantages and disadvantages with respect to master-slave architectures. A very complete treatment of these rather complex questions has been pub lished in 1985 [24] . It is interesting to observe what did happen during the period of real network development. Fully plesiochronous operation has not found general ac ceptance for the obvious reasons of relatively high cost of acquiring and maintaining accurate and very stable clocks. It has been introduced however, on the international level since 1976 by the CCITT Recommendation G.811 [25] , for the cross-border interworking between different national networks, helping to avoid delicate problems on who should synchronize to whom. The recommendation sets a limit of maximum uncertainty and long term stability of ± 1 part in 1011 at the outputs of international gateway exchanges. In 1976, this was already known to be feasible using commercial cesium beam frequency standards as master reference clocks, based on demonstrated performance of the LORAN-C navigation system. The development of synchronization architectures took off around 1970 and was carried out mainly by network operating companies and agencies. In these engineering concepts, the principle of master-slave architectures re mained dominant for civil [14] , [18] , [26] - [29] , [31] , [33] - [35] , [37] - [39] , [42] as well as for defense applica tions [30] , (36] . Thus the traditional master-slave systems have survived despite the objections concerning cost and re liability advanced in proposals for mutual synchronization. There are some good reasons for the continuing dominance of master-slave architectures. Existing and evolving high traffic volume networks are hierarchical and so is the thinking of the majority of network planners and designers. Note that this is also true for management, even in the most democratic societies. Thorough and careful studies and comparisons [14] , [24] [40], [41] show that the manage ment of mutually synchronized networks would be a highly complex task and fears of propagating instabilities have not been dispelled.
The current practice in network synchronization planning and design provides four hierarchical layers (stratum 1 to 4) of minimum accuracy and worst case slip rates. Their performance characteristics are remarkably similar even if designed by different groups of people, e.g., Swiss PIT in [18] and AT&T in [42] , both of course under the common CCIIT umbrella of [25] . In Switzerland, three regions have been defined, each serving over one million subscribers and being controlled by an independent accurate cesium master clock (primary reference clock, (PRC»). The Swiss architecture is shown in Fig. 3 , which is the same as in [39] . The local terminology used designing the hierarchical levels as 1st order, 2nd order, etc., is practically equivalent to the ANSI terminology of stratum 1, stratum 2, etc. Note that in this example, which is typical for most of the existing networks, the strata 1 and 2 are operated under the responsibility of the transmission service, more precisely that of the high capacity trunk transmission systems. Here, the links carrying the timing reference signals are connected in permanence and do not pass through switching equip ment. All clocks controlling switching gear are assigned to stratum 3 or lower. Customer premises equipment (CPE) and private networks are assigned to stratum 4 on this figure. Where it is required technically and financially feasible, an important private network can obtain a stratum 2 reference signal over a leased link. Problems and possible solutions offered by a large continent-wide network to private network operators are discussed in [42] .
V. EQUIPMENT
A. Reference Clocks
The CCIIT Recommendation G.811 [25] specifies only the minimum performance limits for the clocks but leaves the choice of the means to achieve the performance to each 1024 network operator. The recommended common reference of the PRe's in each network or timing region is the frequency of the international time scale UTC maintained by the International Bureau of Weights and Measures (BIPM) in Paris. The many possible ways of UTe dissemination and how a clock can be referred to it are described in other papers in this issue. The accuracy and long term stability of UTe is about two orders of magnitude superior to the ±1 part in 1 0 11 minimum performance limit of G.811. Using proper comparison methods and highly stable frequency standards in the PRe's it is possible, at least in principle, to approach the performance of the UTe reference at the stratum 1 level. AT&T has chosen PRe systems consisting of two rubidium frequency standards which are frequency controlled by a GPS receiving system [42] . The Swiss PIT operates free running cesium frequency standards in the digital transmission network since 1977. The transition to the three regional PRe structure shown in Fig. 3 became effective in 1987 [39] . The operation of the Swiss network is thus entirely independent of other services not under control by the PIT. However, various means of supervision and comparison to UTC, such as LORAN-C, TV time comparison, and via GPS do exist and work in close cooperation between the PIT and the services responsible for the national time service.
B. Slave Clocks
With the exception of the limited number of PRe's, all clocks in a network are slaved to a master clock usually assigned to the next higher stratum. Depending on the network configuration, it is also possible to have master slave pairs within the same stratum. One thing to be avoided in the planning of a hierarchical timing distribution is the creation of loops of several master-slave pairs which bear the risks of instabilities. The four elements forming the relationship between master-node and slave-node are shown in Fig. 4 . Each element is defined by its proper design parameters which must be quantitatively known for the engineering design and performance analysis of each master-slave pair. At the interface A, we have the characteristics of the master clock output signal. At the interface B appears the master reference signal corrupted by the impairments due to the transmission system, i.e., "jitter" and "wander" as described in Section II. The output signal at the interface C results from the filter operation of the control loop on the input signal of interface B. If the master is a PRC, the signal at the interface A must have the minimum performance specified in CeIIT Rec. G 811, [25] . The "jitter", "wander", and interference on the transmission system, the control loop parameters and the slave clock oscillator intrinsic instability determine the performance at the interface C. A stratum 2 clock used at international gateway that exchanges the CeIIT has specified minimum performance characteristics in Rec. G 812, [25] . Formulas for the computation of the relevant characteristics can be found in the published literature, e.g., [2] and [8] , based on simple phase-locked loop theory. A detailed and complete tutorial on digital phase-locked loop (PLL) theory has been published in [43] .
A most important feature of a slave node clock is the possibility of a holdover mode in the case of an interruption of the reference transmission link. In a simple analog type PLL, the absence of the reference signal causes the oscillator frequency control voltage to drift towards the upper or lower end of the control range. Its output frequency will thus be far outside the usually specified limit since the control range is normally designed to span the whole range over which the oscillator would drift due to aging during its lifetime. An early version of a circuit allowing a holdover mode was described in [44] . There, the oscillator was voltage controlled by means of a bidirectional stepping motor driving a potentiometer. In case of problems with the reference, the motor drive was blocked, leaving the controlled crystal oscillator free-running on its last adjusted frequency. Subsequently, holdover was achieved using a bidirectional counter, a register (latch) and a digital-to analog converter [45] , [38] . Today the holdover mode is integrated in microprocessor-controlled digital PLL's such as those described in [46] and [47] . The performance of a slave clock running in the holdover mode can be char acterized by two parameters. The first one is the residual frequency offset existing at the moment of switchover from the normal controlled mode to the holdover mode. In a digital PLL, it is less or equal to the step size of the oscillator control circuit and causes a linear drift of the phase with time. The second parameter is the frequency drift constant of the free running crystal oscillator. A linear frequency drift then causes an accelerating phase drift proportional to the square of running time. This effect will thus become dominant for longer holdover periods. Using the currently available high performance oven-controlled crystal oscillators, several hours of holdover are feasible without violation of the G. 811 limit.
C. Reliability Aspects
During the development of network synchronization tech niques, reliability has always been of at least equal concern as accuracy and stability. During the years 1978 through 1983, upon request from the CCITT Study Group XVIII (Digital Networks), the CCIR Study Group 7 (Standard Frequency and Time Signals) has made a worldwide survey on the reliability of precision standard frequency generators [48] . The survey covered ten years of operational expe rience in all possible applications and produced average mean time between failures (MTBF) values of 3-4 years for cesium, 7 -10 years for rubidium and over 50 years for crystal controlled oscillators. The technical improvements made during the ten years since this survey was made now allow to estimate these MTBF values to be about twice as long. Having the knowledge of the MTBF values not only of the clock oscillators but of all other network elements involved, such as the links, the multiplexers, switches, distribution amplifiers, etc., the computation of the reliability characteristics, such as mean outage time per year, is a complex but relatively straightforward task.
Given the MTBF of the elements, the reliability can be improved by duplication of the equipment. Sometimes even this is not sufficient. If we use an active clock signal source and a hot standby source to be switched in when the normal one fails, it is the switch over circuit which becomes dominant in the probability of failure. In a hierarchical master-slave architecture, the highest requirements on avail ability are in the two highest levels of hierarchy (Fig. 3) . In the Swiss network, each of the three first order (stratum 1) centers serves over one million subscriber terminals and a stratum 2 center serves about 50 000. The measures adopted to improve the reliability, described in [18] , [39] , and [47] , consist in two additional features. First, there is no hot standby and switchover at the clock oscillator level but three oscillators feeding two parallel independent passive bus lines in permanence with 5 MHz sinusoidal voltage. In order to prevent signal cancellation by the two signals in opposite phases, the following trick is used: one oscillator feeds both bus lines with half amplitude. Each other oscillator feeds one of the bus lines with full amplitude. There is just vector addition on each bus. Slow amplitude and phase modulation is deliberately tolerated. The A.M. is suppressed by a limiter-amplifier and the P.M. with a maximum of 140 ns peak-to-peak and periods of hours to days is a tolerable wander, which is unnoticeable in the network operation. The other feature is the consis tent application of the "Triad Principle" [39] , i.e., three independently controlled oscillators and three independent reference transmission lines, the latter using separate fiber and/or radio links wherever possible. Regarding only the MTBF of a clock oscillator and its associated PLL circuitry, two units would offer sufficient availability. The problem is in the jitter on the reference transmission circuits, which requires averaging times of many minutes to hours in the digital PLL filter that thus corrects only the long term drift of the slaved crystal oscillator without impairing its excellent short term stability. If we have only two PLL units at the stratum 2 level and one of them starts drifting off, perhaps because of a defective oven control circuit, there is no means locally available to quickly decide which one is defective since the jittery reference signals cannot help. Having three units and monitoring the phase difference between the three (Three-Cornered Hat Method), a simple majority logic decision allows almost immediate identification of the culprit. It is disconnected from its bus and an alarm signal is set. There is also some monitoring of the reference signals. A multiplexer or demultiplexer failure is signaled by an alarm indicator signal, which causes disconnection of the reference and puts the PLL in the holdover mode. Then, after some time, this unit will be disconnected by the above mentioned mechanism. At the stratum 1 level, the oscillator common to the two bus lines is cesium controlled and the two other units each take their reference from one of the two other stratum 1 centers in the network. The probability that two units fail in a manner similar enough to cause a false decision is estimated to be lower than that having the equipment destroyed by a fire. The two independent 5-MHz bus lines serve as the master timing signal sources in each stratum 1 and 2 center. The timing signals distributed to the equipment installed in the node are generated by means of PLL-synthesizer modules that convert the 5-MHz signal to the different frequencies required by the communications equipment, e.g., 2048 or 4096 kHz for PCM equipment according to ccnT Rec. G 702. Each equipment rack receives two identical but separate reference signals. Switchover in case of failure on one of the lines is done at the input of each unit (muldex or switch).
The switching equipment is designed at the stratum 3 level of the Swiss network by various vendors. Their clock units are usually only duplicated. All buildings having major switching centers also have stratum 2 equipment and the switch clocks can be slaved directly over 2048 kb/s reference lines free of transmission system "jitter." Thanks to the increasing availability of leased-line transmission capacity it has been possible in the Swiss network to keep the stratum 2 reference transmission circuits separated from the switching equipment in stratum 3, a situation that is advantageous from the point of view of network management and operation. There are now three stratum 1 and about 60 stratum 2 centers in operation.
Operational experience has shown only a modest amount of failures: 13 in oscillators and PLL circuits, 11 in syn thesizer units (5 MHz to 2048 or 4096 kHz converters), 3 in power supply modules, and one in a distribution amplifier. 14 failures occurred in 1988, 6 in 1989, and 8 in 1990. A very rough MTBF estimate for the most critical subassembly, i.e., the oscillator-PLL-unit yields 41 years (180 units, 3 years, 13 failures), which is already fairly good and tends to improve as the equipment matures. Maintenance and repair are continuously evolving towards the development of monitoring and alarm devices, the pro cessing of the information they generate, and the procedures of supervision. Permanent education and training of the staff are also highly important factors in the assurance of reliability and quality of service.
VI. SPECIAL ApPLICATIONS
A. Satellite Systems
It has already been mentioned in Section II that satellite links are characterized by large geometric delay variations. The integration of a satellite link in the fixed trunk transmis sion service means to connect two plesiochronous digital networks and thus requires adequate buffer storage capacity at each receiving end of the link. The sending equipment on each side transmits with the bit rate controlled by its 1 026 own network clock. The total delay of a geostationary satellite link is about 280 ms, on which a daily periodic variation having an amplitude of about 1 ms is superposed. After demultiplexing to the primary bit rate of 2048 kb/s, we would thus need a minimum buffer size of 2048 bits or 256 octets. The additional delay introduced by such a buffer is negligible in comparison with the total delay of the satellite link. One could imagine operation without a buffer and instead, slaving the local clock to the incoming bit rate. But such an operation would only be possible between earth stations isolated from neighboring terrestrial digital networks. With adequate buffering, satellite links can operate virtually slip-free and do not cause particu lar problems for the synchronization of the participating networks. Broad-band satellite links can provide excellent means for high precision clock comparison. The delays vary slowly and continuously and can be measured by two-way transmission of timing signals. Another widely used type of service in satellite communications is time division multiple access (TDMA) [49] . This technique allows efficient distribution and collection of traffic among many earth stations, where each one has only relatively low traffic capacity requirements. The bursty structure of the TDMA tributary traffic requires buffering at both ends of the system and the storage capacity can easily be designed to also absorb the geometric delay variations. The master timing source is to be tied to a G.811 reference so that slip-free interworking with terrestrial networks becomes feasible.
Communication over satellites in non-geostationary or bits shows larger delay and Doppler variations and ad ditional step changes in delay occur during switchover between different satellites. Again, buffer storage and time ordered data processing are the means to solve timing problems. How this can be achieved is demonstrated to the highest degree by the satellite navigation systems such as GPS and GLONASS [50] .
B. Spread-Spectrum (SS) Systems
The problems of synchronization in spread-spectrum (SS) systems are not directly related to the subject of this review paper. However they deserve a brief mention due to the actuality of SS techniques, which are rapidly growing out of the restricted field of defense electronics and start ing to penetrate the civil communications sector [51] . In SS transmission, coding and modulation of the carrier is supplemented by additional coding with a pseudorandom digital sequence, the purpose of which is to intentionally increase the occupied bandwidth [52] , [53] . Simultaneously, the average power spectral density of the transmitted signal is reduced in proportion to the increase of the bandwidth. To the uniformed observer the signal behaves like noise. It thus becomes more difficult to detect its presence and it is also more resistant against interference. Two main spreading techniques are used either alone or in combination: fre quency hopping (FH) and direct sequence (OS). In FH-SS, the carrier frequency follows a discrete switched pattern of many different carrier frequencies. In DS-SS, the phase of the carrier wave is switched between two (phase reversal) or more possible states. In order to distinguish it from the original information bit rate, the signaling elements of the spreading sequence and their rate are called chips and chip rate. In the SS-receiver, the original information carrying signal is recovered by despreading with the same sequence, applied as inverse to that in the transmitter. It is obvious that this must be done in synchronism within a fraction of a chip in order to avoid distortion and errors. The receiver clock has thus to acquire and track the timing information contained in the received signal. Especially for commercial applications where cost plays a very important role, the continuing development of efficient synchronization techniques presents a challenging task.
VII. CONCLUSIONS AND OU1LOOK
Arriving towards the end of this review, the reader and the author have to deal with the question about whether the topic is exhausted or even treated fully. The answer is no, for the reason that only part of the possible further developments have been reduced to practice. What has been developed during the past 30 years and is running now in several networks are only systems for distribution and control of accurate and stable clock frequencies but not that of time. Also, the many intricate problems of timing within complex digital machines has not been treated here, but fortunately we can refer to an excellent recent paper published in [54] . The question about the needs and advantages of having a real time scale distributed within communication networks for use of time stamping of all kinds of transactions remains unanswered. This subject is gaining in actuality and has been addressed in a recent conference paper [55] . In ten years from now quite a great deal of work will have been done on the subject. In the meantime, many new problems will arise and hopefully some solutions will be found, during the transition towards the broad-band integrated networks, especially the link between SDH and ATM.
